Verilog Bitfield

by aipyer
5
4
3
2
1
New Plugin

Description

This plugin has not been manually reviewed by Obsidian staff. Render Verilog bitfield definitions as interactive SVG diagrams and tables

Reviews

No reviews yet.

Stats

stars
downloads
0
forks
0
days
NaN
days
NaN
days
0
total PRs
0
open PRs
0
closed PRs
0
merged PRs
0
total issues
0
open issues
0
closed issues
0
commits

Latest Version

Invalid date

Changelog

README file from

Github

Verilog Bitfield

An Obsidian plugin that renders Verilog bitfield definitions as interactive SVG diagrams and tables. Designed for chip frontend engineers to visualize register layouts directly in their notes.

Features

  • Unified syntax — define registers with name width description and indented children
  • SVG bitfield diagram — auto layout (horizontal/vertical) based on field label fit
  • HTML table view — toggle between diagram and table with one click
  • Cross-block references — use @block_name to reference definitions across code blocks
  • Click to navigate — click a @reference to scroll to the definition and highlight it
  • Hover preview — hover over a @reference to see a tooltip preview of the definition
  • Auto-fill reserved — unfilled bits are automatically padded with reserved at the MSB end
  • LSB-first allocation — fields defined earlier get lower bits, matching Verilog convention
  • Up to 5 levels of nesting

Usage

Wrap your bitfield definitions in a verilog-bitfield code block:

```verilog-bitfield
uart_ctrl 32 UART Control Register
    tx_en 1 Transmit enable
    rx_en 1 Receive enable
    reserved 2
    data_bits 2 Data bits select
    stop_bits 1 Stop bits select
    parity_en 1 Parity enable
```

Cross-block references

Define blocks in one code block and reference them in another:

```verilog-bitfield
uart_ctrl 32 UART Control Register
    tx_en 1 Transmit enable
    rx_en 1 Receive enable
    reserved 2
    data_bits 2 Data bits select

uart_status 32 UART Status Register
    tx_busy 1 Transmit busy
    rx_ready 1 Receive ready
```
```verilog-bitfield
uart_regs 64 UART Register Block
    @uart_ctrl 32 Control
    @uart_status 32 Status
```

Click @uart_ctrl in the register block to jump to its definition.

Installation

From Obsidian Community Plugins

  1. Open Settings → Community plugins
  2. Search for "Verilog Bitfield"
  3. Install and enable

Manual

  1. Download main.js, manifest.json, styles.css from the latest release
  2. Create a folder verilog-bitfield in your vault's .obsidian/plugins/ directory
  3. Copy the three files into that folder
  4. Enable the plugin in Settings → Community plugins

License

MIT